
Response Times IP 240
12.3 Firmware Execution Times
The execution time of the individual firmware slices depends on
• the modes in which the channels are operated,
• the configuring data and
• the current actual value.
The table below shows the
• base times which the firmware needs in each cycle to process channel 1 and channel 2.
• the additional times needed only in the firmware cycle in which the setpoint is reached or in
which an error occurs.
• the execution time for a data interchange in the relevant mode.
When computing the response time, you must always assume the maximum value for a data inter-
change.
Position decoding mode
Table 12-1. Firmware Execution Times, Position Decoding Mode
Description
Base time without configuring 45 µs
Abbrev.
Max. execu-
tion time
t
A
Base time for position decoding without track comparison
Base time per track comparison without hysteresis
Base time per track comparison with hysteresis
Additional time for entering and exiting a track
Additional time for IP 240 to set or reset an output (per DQ)
Additional time for IP 240 to generate an interrupt
(for each interrupt bit set)
Time for a data exchange
Data Read
Data Write
t
WS1
t
WS2
t
W
520 µs
160 µs
230 µs
t
WZ1
30 µs
t
WZ2
45 µs
t
WZ3
30 µs
t
kom
t
kom
430 µs
740 µs
Example:
Channel 1: • Base time without configuring t
A
= 45 µs
• Position decoding modes t
W
= 520 µs
• 6 tracks used, without hysteresis 6 x t
WS1
= 960 µs
In one FW cycle,
• a track can be entered, t
WZ1
= 30 µs
• an output set and
the other output reset and 2 x t
WZ2
= 90 µs
• an actual value-dependent interrupt generated. t
WZ3
= 30 µs
----------------
t
ka1
= 1675 µs
12-4
EWA 4NEB 811 6120-02a
Comentarios a estos manuales