
Positioning IP 240
Fig. 10-29. Synchronization with an External Control Signal at the IN Input
Sample
actual value
New
actual
value
Old
Control
bit
ZYSY
30001000 2000
4000
Transfer
of
ZYSY=1
,
1000
5000
2000
6000
3000 4000
The actual
value 3000 is
stored as
final value
The actual
value 4000 is
stored as
final value
3000
IN signal
Status bit
SYNC
Actual
value
=
NVER
Actual
value
=
NVER
Prior to transfer of ZYSY=1
a
Explanation: A zero offset (NVER) of 1000 has been set prior to transfer of ZYSY=1.
The positive-going edge of the synchronization signal at the IN input sets the
actual value to 1000.
a The current actual value (3000 or 4000) is stored as final value on the
negative-going edge.
If actual value 3000 is not read prior to the second negative-going signal
edge at the IN input, status bit UEBS is set and interrupt UBS generated, if
configured.
Note
As the IN signal is evaluated by the module firmware, note that an entire firmware
cycle may lie between the occurrence and the detection of an edge. The counting
procedure is thus started with a delay of t
1
( Fig. 10-30) and terminated with a
delay of t
2
, resulting in an inaccuracy of the acquired counting pulses between
positive-going and negative-going IN signal edge of max. 7.5 ms when the
direction of counting is not changed.
Refer to Section 13.2 for a diagram of timing requirements.
The IN signal may not be active until 5 ms after the initial transfer of ZYSY=1.
Fig. 10-30. Acquisition of the IN Signal during Cyclic Synchronization
Acquisition of the IN signal
during cyclic synchronization
t
1
: 0 to max. 7.5 ms
t
2
: 0 to max. 7.5 ms
t
3
: min. 5 ms
t
2
t
1
IN signal
Control bit
ZYSY
t
3
10-48
EWA 4NEB 811 6120-02a
Comentarios a estos manuales